Thread regarding Intel Corp. layoffs

Why eliminate shift engineers?

Found out our module is eliminating CWW engineering positions in this cut and expecting Sh1 engineers to cover the pager 24/7 going forward. How does anyone in management think that is a good idea? Paying G7+ salaries to dispo pages that are 99% routine with a simple RFC to follow. Most of our CWW engineers are significantly more productive than Sh1 engineers who sit in meetings they don't need to be in all day anyways. It really shows how little management, even at the GL/EM level, know about who is actually keeping things running in their area.

I'd personally much rather keep the CWW engineer that covers our pager and tool work solo over the Sh1 engineer thats been here for 3 years who asked me what the difference between lot level and wafer level data was. I am suspicious that they really just want to tank the QoL for engineers so they can increase attrition without having to pay more severance.

And for reference, I am a Sh1 engineer so this isn't about me defending my job/role. I see how little half the G7+ Sh1 engineers do in my team and am astounded these are the positions being protected at the expense of the ones keeping things running.

Anyone else's teams making awful decisions on which positions are being cut?

by
| 5380 views | | 30 replies (last June 21) | Reply
Post ID: @OP+1jy52ns3p

30 replies (most recent on top)

@jf no, TSMC is way more efficient and profitable. Even Intel uses them instead of their own fabs. Time for some big changes.

by
| | Reply
Post ID: @jt+1jy52ns3p

@b3 Maybe we should strive to treat our employees better and not use the poor WLB of TSMC engineers as our benchmark.

by
| | Reply
Post ID: @jf+1jy52ns3p

Night shift cww engineering will still exist. And the cww going to s1 will elbe s1 in name only. A lot of them can/will continue their current schedule.

by
| | Reply
Post ID: @je+1jy52ns3p

Our area CWW is leaving for day shift( 5and 7). Only NSE(4 and 6) will exist (and OCEs ob). The DSEs being asked if they want to move to S1 or nights.

by
| | Reply
Post ID: @fx+1jy52ns3p

@OP do you have any idea if it’s widespread? Can you share what module you’re in? -very concerned extremely extremely hardworking shift engineer here.

by
| | Reply
Post ID: @fh+1jy52ns3p

I've been here too long.
I read that as "Why eliminate sh-t engineers?" and didn't blink an eye.

by
| | Reply
Post ID: @fd+1jy52ns3p

@dy+1jy52ns3p Brutal is kicking our DEI and WLB culture, where is our Sohail like return to hold people accountable

by
| | Reply
Post ID: @f4+1jy52ns3p

@e8 says more about your engineering team than anything

by
| | Reply
Post ID: @e9+1jy52ns3p

@dr our S4 NSE is the best engineer in the area

by
| | Reply
Post ID: @e8+1jy52ns3p

@dk tsmc has different work reqs being in a different country. My understanding from green badge friends, it is very militaristic over there and conditions are brutal from a WLB perspective. Same with Samsung and their Samsung city.

by
| | Reply
Post ID: @dy+1jy52ns3p

Former engineer here. The process is so complex and taxing. When I was there it was like doing the jobs of 3-4 engineers on top of being on call. The shift engineers helped so much with WLB. This is going to burn more people out and cause an engineering shortage. Also most engineers didn’t get their PhDs to be on call for a job that under pays to the rest of the industry. It’s not like we were MDs or lawyers. It was just a job.

by
| | Reply
Post ID: @dv+1jy52ns3p

Putting an engineer on shift is a waste of an engineer.

Ireland is able to run their fabs without any on shift engineering, we should be able to do the same. We all know shift eng's are mix of people who either are new and are throw on shift to bulk up the numbers and work hard to get back on sh1, or are lazy eng's who have worked out its an easy job and can't hack it on sh1 so hide on nights

by
| | Reply
Post ID: @dr+1jy52ns3p

I don't believe OP is ready to be benchmarked to TSMC.

by
| | Reply
Post ID: @dk+1jy52ns3p

Miserable overworked engineers = successful company

by
| | Reply
Post ID: @dh+1jy52ns3p

S1 ENG were the worst to get a hold of even during S1 hours let alone them being on call.

A former ROC tech..

by
| | Reply
Post ID: @df+1jy52ns3p

@b9 sure, just go out there and get one of these abundant high-quality jobs.

S1 engineers haven’t been pulling their weight for years. @bj nailed it. S1 engineers sit in countless meetings all day, but don’t actually do anything of real value

by
| | Reply
Post ID: @db+1jy52ns3p

CCW is a redundancy. They just need one set of engineers who are on call. Anyone who survives the layoffs can expect to see their workload/hours approaching the 996 schedule worked by the competition. The free ride and party are over. Back to work!

by
| | Reply
Post ID: @c3+1jy52ns3p

pre covid shift 1 engineers did everything: process development, tool ownership, 24/7 pager coverage rotation. at least in lithography that was the setup. intel is just reverting back to that model. intel cannot afford the extra cww engineers anymore.

by
| | Reply
Post ID: @c1+1jy52ns3p

OP, I understand your frustration. Let me help you see it from a different perspective. The management knows the CWW engineers are pulling a lot of weight that actually sustains and supports day to day fab operations and the S1 engineers are not doing much and their huge salaries cannot be justified. The management knows that they are to blame for this because they kept the key decision making aspect of the job still with S1 engineers and execution worth CWW engineers. The CWW engineers by virtue of doing the same tasks over and over were able to master some very monotonous but important tasks but were never empowered to make decisions for broader technology development. I can see in my area that leadership has begun to ask CWW engineers to take up S1 engineering positions and ultimately you’ll see that there wouldn’t be any difference between them and S1 engineering. It’ll come down to cost of hiring and all the S1 engineers who cannot support plant operations will be forced to pack up their bags. The severance part is true for short term but cost of keeping unproductive S1 engineers who barely work 2h a day is more expensive long term. They will get rid of any difference between the different types of engineers. Everyone and anyone should be able to do whatever is asked of them.

by
| | Reply
Post ID: @bj+1jy52ns3p

My understanding is that we’re trying to modify the fab org structures to better align with the Foundry industry standard, which means we’re gonna copy TSMC’s slave-driver model. This should, in theory, make our cost structure be similar to TSMC.

by
| | Reply
Post ID: @bd+1jy52ns3p

@b3 interesting thesis. are you typically ignored in large groups by any chance?

by
| | Reply
Post ID: @bb+1jy52ns3p

@b3 Because those poor souls are basically slave labor stuck without hope of escape. Imagine having no social life and being deadbeat parents, true NPCs

by
| | Reply
Post ID: @ba+1jy52ns3p

@b3 High quality engineers will leave for high quality positions. Attrition will leave you with id--ts in S1, only bottom of the barrel engs who can't find a high quality of life position elsewhere. It's not like anyone on S1 is required to stay in semis. Have fun working with desperate losers

by
| | Reply
Post ID: @b9+1jy52ns3p

What a bunch of losers and whiners, TSMC have shift 1 engineers cover off hours and weekends, su-k it up or be laid off

by
| | Reply
Post ID: @b3+1jy52ns3p

@a8 I heard D1 DSEs were getting eliminated

by
| | Reply
Post ID: @as+1jy52ns3p

In semiconductor manufacturing plants, most companies utilize a well trained process technician workforce to support 24 x7 manufacturing. In these companies the day shift engineering team trains the night shift technicians to perform a majority of the duties. Development is a different story. Some companies have a night shift engineer to perform more highly skilled duties to keep the lots running. Intel manufacturing cannot afford night shift engineers any more. Too much of a add to wafer cost.

by
| | Reply
Post ID: @af+1jy52ns3p

What area cww are getting eliminated?

by
| | Reply
Post ID: @a8+1jy52ns3p

@OP I was a shift 4 process engineer for years before we all got moved to shift 1. We still had to call shift 1 for issues so might as well just write better RFCs and have the modules just follow them and utilize on call.

by
| | Reply
Post ID: @a4+1jy52ns3p

Right!! They're doing the same on our team. Like didn't they create the CWW role in the first place to ease high turnover for SH1? Because some really stupid sh-t gets escalated to the CWW. So great Intel doesn't learn from the past

by
| | Reply
Post ID: @a3+1jy52ns3p

I used to be in the fab. Came in at grade 7. We were expected to cover night and werkend shifts. Depended on your area if you were always on or if someone took all the pagers for the group for the weekend. This is not that difficult of an ask.

by
| | Reply
Post ID: @a2+1jy52ns3p

Post a reply

: